Naval Command, Control and Ocean Surveillance Center

RDT&E Division

San Diego, CA 92152-5001



AD-A278 610

Technical Document 2610 December 1993

iWarp Display Module

J. J. Symanski

94-12705

DTIC GOTTELL SOLD S





Approved for public release; distribution is unlimited.

94 4 25 117

Technical Document 2610 December 1993

iWarp Display Module

J. J. Symanski

			_
Accesion	For		-
NTIS C DTIC T Unannou Justifica	AB Inced		
By	tion /		
A	vailabilit	y Codes	
Dist	Avail a	and for ecial	
A-			

NAVAL COMMAND, CONTROL AND OCEAN SURVEILLANCE CENTER RDT&E DIVISION San Diego, California 92152-5001

K. E. EVANS, CAPT, USN Commanding Officer

R. T. SHEARER
Executive Director

ADMINISTRATIVE INFORMATION

The work documented in this report was performed by Jerry Symanski of the Technology Research and Development Branch (Code 761) within the Surveillance Department of the Naval Command, Control and Ocean Surveillance Center, Research, Development, Test, and Evaluation Division.

Released by G. W. Byram, Head Technology Research and Development Branch Under authority of J. R. Wangler, Head Space Systems and Technology Division

ACKNOWLEDGMENTS

Sponsorship was provided by the HPC for "Infra-Red Focal-plane-array Sensor Processing" task of the High Performance Computing project, which is, in turn, part of the Computer Technology Block Program from the Office of Naval Research.

The author is indebted to Dr. Keith Bromley, Mr. Robert Wasilausky, and Mrs. Elizabeth Wald for their support. The author also wishes to thank Dr. Jon Webb of Carnegie-Mellon University for modifying the Adapt compiler and assembly code routines.

CONTENTS

IN I	RODUCTION	1
DIS	SPLAY MODULE DESCRIPTION	1
BA	SIC OPERATION	5
	DESIGN RATIONALE AND APPROACH	6
	DESIGN ENTRY AND SIMULATION	8
	FABRICATION OF THE DISPLAY BOARD	8
	TEST BOARD	9
	MONITOR REQUIREMENTS	9
	INSTALLATION	9
	TEST SOFTWARE	10
CO	NCLUSIONS	10
FIG	GURES	
1.	Display module.	3
2.	Layout of image board components	4
3.	Test board	7
TAJ	BLES	
1.	Image characteristics for the iWarp image display module for a 1024-x-1024 pixel display.	2

INTRODUCTION

The increasing speed and precision of weapons has made high-speed processing and the interpretation of data essential to Navy missions. The only viable long-term answer to these increased processing requirements is to combine the processing speed of many processors in parallel systems. NRaD has been involved in this critical area of research since the first systems were developed in 1989. Pioneering work at Carnegie–Mellon University has lead to the Intel iWarp processor, of which NRaD has two 64–node processors. Current work in the High-Performance Computing for Infrared Sensor Processing Program (NRaD project ECB2) utilizes the iWarp processor. With the high-speed processing capability of the iWarp, we need high-speed and high-resolution display capabilities to fully exploit the potential of the iWarp hardware. The goal of this work is to provide a high-resolution real-time image display module and software for the iWarp. Software will be written to program the display to work with the high-level Adapt image processing language. This will enable researchers to program in a high-level language and evaluate sensor data processed on the iWarp in real-time.

This report will describe the highlights of the design of the display module and the software developed in the course of this work. Complete schematics for the display module are presented in Appendix A. Software for testing and running demonstrations are contained in Appendix B.

DISPLAY MODULE DESCRIPTION

The display module is a custom circuit board designed specifically for the iWarp processor. The module attaches to the external memory bus of an iWarp cell. Direct attachment to an iWarp cell will take maximum advantage of the processing power of the iWarp, the high bandwidth of the iWarp cell I/O, and the existing image processing software for the iWarp.

With software written during this development, the board generates video signals to drive a high-resolution display, with images processed within the iWarp.

The module contains 4 megabytes of VRAM which will hold images of user-determined pixel depth and size. Image data are converted to analog video signals by the Inmos G364 color video controller chip. Image sizes can range from 1024-by-1024 24-bits-per-pixel true-color images to 1-bit-per-pixel monochrome images. The user is able to choose pixel depth via software. The Inmos G364 allows many choices from 600-by-400 to 1280-by-1024 pixel image sizes. The trade-off is made depending on the depth of color and monitor used. Table 1 shows the flexibility the 4-Mb VRAM and the Inmos video controller give the user. The frame rate is limited by the rate at which the iWarp can generate and transmit image data to the VRAM.

Table 1. Image characteristics for the iWarp image display module for a 1024-x-1024 pixel display.

Image Characteristic	True-Color		Pseudocolor			Monochrome	
Pixel depth (bits-per-pixel)	24	16/15	8	4	2	1	
Frames stored (pixels x depth)	1	2	4	8	16	32	
Frame load rate (frames per second)	4/20	8/40	16/80	32/160	64/320	128/640	

Note: Image resolution is limited by the bandwidth of the Inmos video generator, which is currently 135 MHz.

Figure 1 shows the completed circuit board. Figure 2 shows the component layout. The maximum size allowable for the circuit board is 4.2 by 8.9 inches. A board this size fits over the front or rear half of a Quad Cell Board (QCB). Due to the physical constraints, the VRAMs are mounted at an angle. Heat dissipation of about 0.5 watt per package requires that the packages be mounted both top and bottom to spread out the heat and maximize the effect of the cooling air, which flows upward in the chassis. The G364 is a programmable color video controller which supports a total of seven different pixel depth-operating modes: four pseudocolor modes and three true-color modes. The pseudocolor modes have pixel depths of 2, 4, 8 bits-per-pixel. True-color modes of 15, 16, and 24 bits-per-pixel use the look-up-table for gamma correction. The Inmos G364 has a 64-bit-wide data bus to input the serial data from VRAMs, so using the 256K by 4 VRAMs requires 16 packages. Furthermore, the G364 supports the interleaving of two banks of VRAMs, for a total of 32 VRAM packages. The iWarp memory interface is also 64-bits wide but has two bits of parity on each 32-bit word. Thus there must be another 4 VRAMs to contain the parity data, which the iWarp cell computes on each 32-bit word written to memory. Control circuitry is implemented in Programmable Logic Devices (PLDs) and a number of standard integrated circuits. The red, green, and blue (RGB) analog outputs of the G364 connect to the high-resolution monitor via three coaxial cables.




Figure 1. Display module.




Figure 2. Layout of image board components.

BASIC OPERATION

Conceptually, the operation of the module is quite simple, due to the design of the board and the capabilities of the Inmos G364 graphics controller chip. The details of the operation of the logic will not be described here. Those interested in details should contact the author. Once installed, the module is reset with the same reset signal as the iWarp cell. The display is turned on by setting the control registers of the G364. The software to accomplish this is described in the ib.h header file in Appendix B.

Once initialized to a specific format, the module continuously displays the data in the VRAM without further intervention or control from the iWarp. The initialization is done once to start the display. The image is updated by writing into VRAM.

The display board circuitry must select between three sources, which need control of the VRAM: the iWarp, the VRAM refresh circuitry, or the G364 video controller. For a clean display, the G364 controller must be able to load a new row of data into the VRAM serial access registers at a rate dependent on the number of pixels and the pixel depth. For a 1024-by-1024 8-bits-per-pixel display, the G364 must have control of the VRAM for 2 µs every 128 µs. During this time, the iWarp and the refresh circuitry are ignored. If a request comes from the iWarp or the refresh circuitry, the request will be held until the G364 is finished, and then it will be serviced.

The VRAM can be written to in two ways: random addresses and page mode. In random addressing, any 32-bit integer (4 bytes) can be written into any of the 1,048,576 VRAM memory locations. The random write takes 650 ns since row addresses and column addresses must be given to the VRAM. The page mode write is used for the sequential writing of data. This is the usual case for an image which has been formatted into raster lines. This mode writes at about 250 ns for 8 bytes or a peak rate of 32 MB/s.

The control of the operation and the determination of the status of the display are achieved via a 4-bit control register. Control bit 0 latches in the page address for the page mode of operation. Bit 1 enables the event signal from the iWarp, which enables a quick response of the iWarp cell to the G364 requests for VRAM access. Bit 2 resets the G364 graphics chip. The reset of the G364 has special timing requirements. Bit 3 is a test bit.

As part of the development and operation of the display module, several iWarp programs were developed to aid in the use of the display. Three types of software were provided: (1) routines for the initialization of the graphics controller chip, (2) test programs for generating and displaying data on the cell with the display, and (3) Adapt high-level language routines to provide a basis upon which further image processing programs can be built.

Dr. Jon Webb at Carnegie-Mellon University has written a special version of Adapt which makes it very simple to use the display board. He has also supplied assembly code routines which minimize the time to write to the VRAM.

To the image processing application developer, data can be displayed with a simple one-line subroutine call:

ad_collect_image_port(out0, image_id).

Built-in Adapt routines gather the data from individual cells and write the data to the cell with the display board.

DESIGN RATIONALE AND APPROACH

The display module drives a high-resolution monitor capable of displaying pixel depths from 1-bit (black and white) to 24-bit true-color images, of at least 1024-by-1024 pixels. These capabilities are required to fully utilize the capabilities of the iWarp processor and achieve maximum flexibility and potential for iWarp users. The chip chosen to generate the video is the Inmos G364. This chip has a 64-bit-wide data input bus which matches the memory bus of the iWarp processor. This enables maximum data transfer to the video RAM. Another factor favoring the Inmos G364 is that it can be programmed in software to generate many display formats. The chip is simple to use. There are only the digital data input, digital control registers, and analog video output. This one chip contains circuitry to read the image data from standard VRAM, generate control signals for multiple formats, and perform sophisticated digital-to-analog signal conversion. The G364 also has 50-Ω line drivers which can be connected directly to the monitor.

The display of a 1024-by-1024 24-bit image requires 4 MB of RAM storage. At the time of the design, the 262,144-word by-4-bit VRAM was the state-of-the-art device. Availability in the plastic ZIP package made the packing of 4 MB onto the allowable circuit board possible.

PLDs are used to the largest degree possible. This is both to attain high density of logic and to ensure that even after the printed circuit board had been fabricated, there would be an ability to modify circuit operation to adjust to problems which were not anticipated.

The display module is memory mapped into the iWarp local memory address space. This provides the simplest control circuitry and the simplest functional description. There are two types of memory writing and reading. The user has the ability to read or write into random cells of the display as well as write a raster line of sequential pixels at a faster rate in page mode.

The G364 graphics chip is also memory mapped. The specific registers and values which initialize the controller for selected modes are described in the ib.h header file in Appendix B.

In order to simplify testing and minimize the impact of the initial debugging and generation of test software on iWarp users, the display module was installed in the iWarp only after the correct operation of the board was verified. A test board (figure 3) hosted by an IBM PC, was designed which emulated the hardware interface of the iWarp cell. Test images were written to the display board, using the PC so that there was a minimum of programming when the module was installed in the iWarp. This saved time and effort since the PC has a more direct interaction with the display module. The C language was used to generate the test software, so the test code was easily ported to the iWarp with only minor changes.




Figure 3. Test board.

DESIGN ENTRY AND SIMULATION

The complexity of a graphics board demands that we use advanced computer-aided engineering (CAE) tools to simulate and verify the operation of the circuit to the greatest extent possible, to insure the highest probability of a correct design on the first board. NRaD has a Dazix/Intergraph CAE system to perform this task. The complexity of the design makes it imperative that the design be simulated before the fabrication of the printed circuit board. The use of PLDs will incorporate a degree of flexibility into the design, even after the board has been fabricated. In any design of this size, there are unforeseen problems which only come to light after the design has progressed to the final stages.

Design entry is a highly complex and iterative process. First the components to be used in the design must be available in the CAE tools. If they are not, they must be generated in software and added to the library of available devices. The generation of models for use in simulation is a highly specialized skill in itself and can be time consuming. This design uses devices available in the Dazix design system library, with the exception of the Inmos G364 and the Toshiba Video RAM.

After components are chosen, they are connected to implement the desired logical functions using the schematic editor. Care must be taken to partition the logic in a way which will not exceed the limitations of the design system, i.e., gate counts and wiring limits. As one proceeds through the design, putting together portions of the design, simulations are run to verify that the desired operation is achieved. Careful attention must be paid to the test signals to be sure that they actually are the signals which the host system will be supplying to the board being designed. This portion of the design can generate problems if the signals described in the available documentation are inaccurate or misinterpreted.

This design was captured in 30 pages of schematics. The schematics are presented in Appendix A. Due to the complexity, the design will not be fully discussed here. Readers interested in the details of the design should contact the author directly. The first schematic shows the top level of the design. This takes three pages and shows the major blocks of the design and the connections to the iWarp cell signals as well as test points which aid in the debugging process. The control block contains nine PLDs which control the operation of the display. The logic in the PLDs is shown in corresponding schematics.

FABRICATION OF THE DISPLAY BOARD

The completed display board is shown in figure 1. This is an eight-layer printed circuit board. The net list for the board was generated by the Dazix system and converted for use on a Racal Visula system for layout. The process of generating the printed circuit board from a net list and layout schematic is a complex task in itself and was performed by engineers who have expertise in this area. The net list must be converted to the format of the layout system. Then the physical package corresponding to the components used in the logic must be taken from the layout system's library, or created, and placed on the circuit board. Physical constraints caused by the iWarp forced a high density of components. This made it necessary to try several approaches to the physical layout of the components. The final layout of the components is shown in figure 2. Components are placed on both sides of the board. Many test points are used to ease the testing process.

TEST BOARD

The test board is shown in figure 3. This board greatly eased the initial debugging of the display module by allowing a much simpler hardware and software interface for testing. Note the connector on the left side of the board. This is identical to the connector on the iWarp quad cell board onto which the module is to be installed. While the speed at which the data can be transmitted to the display is much lower with the PC than the data rate of the iWarp, the correct operation of the logic can be verified. The software developed during this initial checking of the board was also used to verify the functionality in the iWarp. The parameters necessary to set up the different modes of operation of the Inmos G364 graphics chip were determined using the test board. Only by using it, does one gain a real understanding of how a complex device such as the G364 really works. This type of knowledge is best gained in the simplest environment possible, i.e., without the complicating factors of the UNIX/Sun/iWarp software and hardware to further cloud the issues.

MONITOR REQUIREMENTS

The display module is designed to work with a high-resolution, noninterlaced monitor such as the Sony GDM-1953. The horizontal frequency of the Sony GDM-1953 is 63.34 kHz and the vertical frequency is 59.98 Hz. Resolution is 1280 by 1024. A Hitachi HM-4119 is also usable. The Inmos graphics chip is supplying red, green, and blue signals with vertical and horizontal sync signal on the green signal. The video format is composite video with plain (not tessellated) sync. There is no blanking pedestal. The interlace standard is EIA.

The parameters needed to drive the Sony monitor were derived from the Inmos G364 user manual. The parameters for several formats are documented in the header file in Appendix B.

INSTALLATION

The installation of the board into the iWarp is simple, requiring about 10 minutes. We start with a running system.

First, the iWarp must be powered down to avoid the possible crash of the host system. Change to the /iwarp/diag directory and run iwconf. When iwconf comes up enter: dep gcr=0fa. This will put the iWarp into a safe state for powering down.

Power down the iWarp. Open the chassis and remove the board to which you wish to attach the module. The module can be attached to any QCB, but some boards may be easier to work with than others. The board can mount in either the northeast or southwest corner of the QCB. However, if mounted in the southwest corner, the board will extend beyond the edge of the QCB. Thus it is best to mount the board in the northeast corner of the QCB.

The board attaches to the QCB with four Phillips head screws. Be sure to align the connector so that the screws will enter smoothly. Tighten down the screws in an "X" sequence to even out stresses.

Once the module is attached, carefully slide the QCB into the chassis. This must be done with extreme caution since the VRAMs may contact the surface mount resistors on the back of

the adjacent QCB. If there are problems, remove the QCB which the display module might bump, and slide both into the chassis together, so that there is no relative movement between the boards.

The coaxial cables which drive the monitor can be routed out the front of the chassis or through the rear and connected directly to the monitor.

TEST SOFTWARE

Appendix B contains several test programs which demonstrate the operation of the display board. These programs also act as templates as how to set up the G364 and write to VRAM in either the random or page mode. Also the event-handling code and its operation are shown.

Finally, a sample Adapt program is provided as a set of four files. The files begin with the names master.c., frame.c., frame.ad. and fastio.h. These four files are required to compile programs for Adapt. As shown in the master.c.add_one_bw program module, display of the results of image processing is accomplished with one call, namely:

```
ad_collect_image_port(out0, out_id)
```


This one line is all that is necessary. The routine gathers the data from the cells, stores the image on the System Interface Board (SIB) and streams the data from the SIB directly to the display.


CONCLUSIONS

The design fabrication and integration of the high-resolution display module for the iWarp processor has been completed. The real-time display of images processed using the Adapt high-level programming language has been demonstrated.


Appendix A


DISPLAY MODULE SCHEMATICS








3




























A-13













































		1 1 1 1			1 ·
VC AH BM 0 HO SC AH Bd 1 HO SC AH Bd 1 HO SC AH Bd 7 HO C AH B)]		SHF1.CLK - W.S. SHF1.CLK - W.S. IRANSFER. A P.Z. IRANSFER. A P.Z. IRANSFER. A V.A.	CAP. PLUS DA CAP. HIN.:S VS AVCC WG ACHO I AI H2CND. I AI H2CND. I AI H2CND. I BS H2CND. I BS	1.0 microforad cing.
0C-0 M. MA-10 MA					CCAP 65 is 1.2" lead spac
0E-1 015 HA-0 0E-2 V13 HA-10 0E-4 CG HA-13 0E-6 GG HA-13 0E-6 GG HA-14 0E-7 CL HA-15 0E-7 CG HA-15			Generator		NOTE: C
06" 1 C5 HA" 1 06" 3 C1 HA" 3 06" 4 C1 HA" 3 06" 6 C1 HA" 6 06" 6 C1 HA" 6 06" 6 C1 HA" 6 06" 1 HA" 6 06" 1 HA" 6 00" 8 HA		790	Color Video Gene	COO: AAJ B18 B18 CO	
00-3 MB			G364 - Color	7 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	
1 25-VJ 512 A			3		if board. , in pin sockets.
08-5 811 FA-18 08-7 C18 FA-11 08-7 B8-7A-15 08-8 FA-15					Pin 1 is at lawer telt corner as seen fram top of board. The C364 is mounted top down, toward the OCB, in pin s
0A-6 0A-4 0A-4 0A-3 0A-3 0A-3 0A-3 0A-3 0A-3 0A-3 0A-3	1	23 CAD 18 CAD 18 CAD 18 CAD 11 CAD 18 CAD 11 CAD 11 CAD 11 CAD 11 CAD 12 CAD 11 CAD 12	CAD 118 CAD 218 CAD 21	E114 RD.WR~ F12 CS~ F13 BUS.REO F14 BUS.CRANT E13 WAIT F14 RESET	l is al lower left cor C364 is mounted top
CAD (3.8)	CAC	CAD_8 J3 CAD_18 J1 CAD_118 J1 CAD_17 H1 CAD_17 B2 CAD_18 B3 CAD_18 B3 CAD_18 B3 CAD_18 B3 CAD_18 B3	CAO_16 C5 CAO_17 B4 CAO_18 A4 CAO_19 A5 CAO_29 C6 CAO_27 B6 CAO_27 B6	000 000 000 000 000 000 000 000 000 00	nig T • 4T





:

















Appendix B

TEST SOFTWARE

1 - ib.h - HEADER FILE FOR DISPLAY MODULE PROGRAMS

```
/* FILE: /home/white/symanski/iwarp/documents/report/ib.h September 1993
* Header file for Image Board programs
* Author:
                    Jerry Symanski
* The GAD must have bits 8 and 9 set to address CTLA = 0x060.
              | 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 2 1 0 |
             | 0 0 0 0 | 0 0 1 1 | 0 0 0 0 | 0 x x x | GAD ignores x bits
             \----/
/* VRAM pixels: 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
#include <stdio.h>
#include <iwsys/getcfg.h>
#include <regnums.h> /* Harish Nag */
#include <asm/gen_asm.h> /* Harish Nag */
#include <ksupp/blink.h> /* To control the QCB LEDs */
#include <ksupp/cs.h>
#include <ksupp/event.h>
static int *FCSR = (int *)0x2c00000; /* Function Bh=1011b - FAST READ: Not used */
static int *VRAM = (int *)0x3000000; /* Function Ch=1011b - VRAM base address */
static int *G364 = (int *)0x3400000; /* Function Dh=1011b - G364 base address */
static int *CSRG = (int *)0x3800000; /* Function Eh=1011b - Slow Control read */
static int *RESET = (int *)0x3c00000; /* Function Fh=1011b - Software RESET */
static int *HALF SYNC = (int *)0x3400108; /* GAD 0x021 - SET TO: 15 */
static int *BACK PRCH = (int *)0x3400110; /* GAD 0x022 - SET TO: 50 */
static int *DISPLAY = (int *)0x3400118; /* GAD 0x023 - SET TO: 256 */
static int *SHRT DISP = (int *)0x3400120; /* GAD 0x024 - SET TO: 87 */
static int *BROAD PLS = (int *)0x3400128; /* GAD 0x025 - SET TO: 164 */
static int *V SYNC = (int *)0x3400130; /* GAD 0x025 - SET TO: 6 */
static int *V PRE EQ = (int *)0x3400130; /* GAD 0x026 - SET TO: 2 */
static int *V POST EQ = (int *)0x3400140; /* GAD 0x027 - SET TO: 2 */
static int *V BLANK = (int *)0x3400140; /* GAD 0x028 - SET TO: 2 */
static int *V DISPLAY = (int *)0x3400150; /* GAD 0x029 - SET TO: 56 */
static int *LINE TIME = (int *)0x3400150; /* GAD 0x02A - SET TO: 352 */
static int *LINE STRT = (int *)0x3400160; /* GAD 0x02C - SET TO: 0 */
static int *MEM_INIT = (int *)0x3400160; /* GAD 0x02C - SET TO: 2000 */
static int *TRAN_DLAY = (int *)0x3400170; /* GAD 0x02C - SET TO: 48 */
static int *MASK_REG = (int *)0x3400200; /* GAD 0x040 - SET TO: ff fffff */
static int *MREG = (int *)0x3400200; /* GAD 0x040 - SET TO: ff fffff */
static int *RESET = (int *)0x3c00000; /* Function Fh=1011b - Software RESET */
static int *MREG = (int *)0x3400200; /* GAD 0x040 - SET TO: ff fffff */
static int *CTLA = (int *)0x3400300; /* GAD 0x060 - SET TO: 3C 3011 */
static int *CTLB = (int *)0x3400380; /* GAD 0x070 - SET TO: FFFF FFFF */
 static int *CURSOR POSITION = (int *)0x3400638; /* GAD 0xc7 - Variable: +/- 4K */
 static int *CURSOR PALETTE = (int *)0x3400508; /* GAD 0x0A1 to A3: 3 x 24-bpp lut */
 static int *CLUT = (int *)0x3400800; /* GAD 0x100 TO 0x1ff: Color LUT*/
static int *CURSOR_STORE = (int *)0x3401000; /* GAD 0x200 to 3ff - 512 x 16 bits */
 /* COPY NEXT THREE LINES TO ALL PROGRAMS TO INITIALIZE IM_SIZE
                     AND LOAD A NOP PARITY HANDLER
 ENABLE IMAGE BOARD(); Initialize LM SIZE - Load NOP parity handler - No event report
 DISABLE PARITY();
```

```
DISABLE EVENT RPT();
/* FUNCTION: DISABLE EVENT RPT - Turn off bit 31 in event report enable register */
void DISABLE EVENT RPT()
                                                  /* XXX */
register int eventr;
 /* turn off bit 31 in event report enable register */
  eventr = asm readcareg(CSR EVENTR);
                                                            /* XXX */
                                                            /* XXX */
  asm writecareg(CSR EVENTR, (eventr & 0x7FFFFFFF));
} /* END OF DISABLE EVENT RPT */
/* FUNCTION: ENABLE IMAGE BOARD - Write LM SIZE register to enable Image board */
void ENABLE IMAGE BOARD ()
    The RTS must be lied to in the config file so that it does not write
   into the Image board VRAM locations or the Image board control register.
    The config file specifies only normal fast RAM up to 0x07ffff. This routine
    sets the IM SIZE register enabling the cell with the image board to use
 * the high memory locations without causing LM memory access errors.
     The least significant byte sets how much memory is available in eight
    steps: bit 0 = 128K words, bit 1 = 256K words, ... bit 7 = 16 Megawords.
 * All bits are set because we want to use the whole memory space. The image
    board uses the top half of the memory space.
     The second byte sets how much FAST memory is available in eight
    steps: bit 0 = 128K words, bit 1 = 256K words, ... bit 7 = 16 Megawords
 * Our iwarp has 512 megabytes which is 128 K words.
asm writecsreg(CSR LMSIZE, 0x000001ff); /* set LM SIZE to enable image board */
} /* end of ENABLE IMAGE BOARD */
/* FUNCTION: DISABLE PARITY - This function disables the lm parity event.
 * It should ONLY be called by the cell with the frame buffer.
 * It disables parity by loading a no-op parity event handler.
 * Written by William Shubert of Intel.
 */
void DISABLE PARITY()
 static unsigned handler[] = \{0x0e40005e,
                                                  /* ldlithz 0x8000,ev0 */
                                        0x00a01dde, /* movecsr ev0, eventc */
                                        0x11ce00000}; /* retmfe
 unsigned int **xbase;
 xbase = (unsigned int **)asm readcareg(CSR XBASE);
 xbase[31] = handler;
xbase[63] = handler;
} /* end of DISABLE PARITY */
/* FUNCTION: CLEAR DISPLAY - Write zeroes to all VRAM locations.
void CLEAR DISPLAY()
int pixel=0, p=0;
  for ( p=0; p<1048576; p++ ) /* 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
    FCSW[0] = 0x00;
                      /* enable G364 - clear bit 2 */
    VRAM[p] = pixel;
    } /* end of for p */
} /* end of CLEAR DISPLAY */
/* FUNCTION: LOAD DISPLAY - Write an 8-bit color to all VRAM locations.
                                                                           */
void LOAD DISPLAY( color )
int color;
```

```
int p=0;
  color = ( color & 0x00ff );
  color = ( ( color << 8 ) ! color );</pre>
  color = ( ( color << 16 ) | color );
  for (p=0; p<1048576; p++) /* 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
                      /* enable G364 - clear bit 2 */
    FCSW[0] = 0x00;
    VRAM[ p ] = color;
    } /* end of for p */
} /* end of CLEAR DISPLAY */
/* FUNCTION: RAMP - Write a one raster line ramp for the 1024 pixel display */
void RAMP()
unsigned int row, col, pixel=0, start;
  for ( row=0; row<4096; row++ )
    start = (row * 256);
    for (col=0; col<256; col++)
     pixel = ( col );
     pixel = ( ( pixel << 8 ) ( pixel );</pre>
      pixel = ( ( pixel << 16 ) | pixel );</pre>
     FCSW[0] = 0x00;
      VRAM[ start + (col)] = pixel;
      } /* end of col */
    } /* end of row */
} /* end of RAMP */
/* FUNCTION: LOAD 24BPP - Setup the G364 for 24 bit-per-pixel display.
                                                                              */
void LOAD 24BPP()
int n=0, lut=0, val=0, data=0, k=0;
asm writecsreg(CSR LMSIZE, 0x000001ff);
/* set LM SIZE register to enable image board */
 RESET[0] = 0;
                            /* software reset the IB */
  for ( n=0; n<50; n++ );
                            /* wait 50 microseconds */
  FCSW[0] = 0x04;
                            /* RESET the G364
                                                     */
  for ( n=0; n<25; n++ );
                            /* wait 25 microseconds
 FCSW[0] = 0x00;
                             /* ENABLE the G364
                                                     */
                           /* wait 25 microseconds */
  for ( n=0; n<25; n++ );
  G364[0] = 0x69;
                            /* set PLL - 0x 69 = 90 MHz */
                           /* wait 40 microseconds */
  for ( n=0; n<40; n++ );
  CTLA[0] = 0x000000000;
  for ( n=0; n<10; n++ );
                             /* wait 10 microseconds */
  CTLB[0] = 0x000000000;
  for ( n=0; n<10; n++ );
                            /* wait 10 microseconds */
  HALF_SYNC[0] = 15;
  for ( n=0; n<10; n++ );
                             /* wait 10 microseconds
  BACK_PRCH[0] = 50;
  for ( n=0; n<10; n++ );
                            /* wait 10 microseconds
  DISPLAY [0] = 256;
  for ( n=0; n<10; n++ );
                            /* wait 10 microseconds */
  SHRT DISP[0] = 87;
                           /* wait 10 microseconds */
  for ( n=0; n<10; n++ );
  BROAD PLS[0] = 164; /* GAD 0 \times 025 - SET TO: 164 */
  for ( n=0; n<10; n++ );
                           /* wait 10 microseconds */
  V SYNC [0] = 6; /* GAD 0x026 - SET TO:
                                                     6 */
  for ( n=0; n<10; n++ );
                           /* wait 10 microseconds */
  V PRE EQ [0] = 2; /* GAD 0x027 - SET TO:
                                                     2 */
```

```
for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 V_POST_EQ[0] = 2; /* GAD 0x028 - SET TO:
                                              2 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 V BLANK [0] = 56; /* GAD 0 \times 029 - SET TO: 56 \times /
 for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
 V_DISPLAY[0] = 2048; /* GAD 0x02A - SET TO:
                                              2048 */
 for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
 LINE_TIME[0] = 352; /* GAD 0x02B - SET TO: 352 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 LINE STRT[0] = 0; /* GAD 0 \times 02C - SET TO:
                                                   0 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 MEM_INIT [0] = 480; /* GAD 0x02D - SET TO: 2000 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 TRAN DLAY[0] = 32; /* GAD 0 \times 02E - SET TO: 48 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 MASK_REG [0] = 0x00fffffff; /* GAD 0x02E - SET TO: 00fffffff */
 for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
 CTLA[0] = 0x00ec3011; /* bc3011=8bpp - ec3011=24bpp */
/* See the Inmos IMS G364 colour video controller manual, page 42, for
    complete information on the use of the control register.
   The "ec 3011" sets up 24 bit per pixel mode, cursor disabled.
        | | | | | | --- Bit 0 enables the display.
        | | | | | ---- Plain composite sync - composite video + sync - no blank pedestal.
        || ||---- Blanking.
        | | |----- Non-interlace increment is 1024. The "3" must be used because
                  of an error in the design. The G364 address lines are incorrect
                  and the VRAM address increment must be 1024 instead of 512, which
                  is the VRAM row size. ( See page 24 of the Inmos manual. )
        11
        ||---- The "c" selects interleaved mode and enables delayed sampling.
        |----- The "e" selects 24 bits per pixel and disables the cursor.
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
  for ( lut=0; lut<512; lut=lut+2 )
                              /* inc by 2 since LUT is lower int only */
   val = (lut>>1);
                              /* divide by 2 since lut is double */
    data = ( (val<<16) | (val<<8) | val );
    CLUT[ lut ] = data;
                          /* load through lut */
    for (k=0; k<5; k++);
   }/* end of for lut */
}/* end of LOAD 24BPP */
/* FUNCTION: LOAD 16BPP - Setup the G364 for 16 bit-per-pixel display */
void LOAD 16BPP()
int n=0, lut=0, val=0, data=0, k=0;
asm__ritecsreg(CSR LMSIZE, 0x000001ff );
/* set LM SIZE register to enable image board */
 RESET[0] = 0;
                          /* software reset the IB */
 for ( n=0; n<50; n++ ) ; /* wait 50 microseconds */
 FCSW[0] = 0x04;
                           /* RESET the G364
  for ( n=0; n<25; n++ ); /* wait 25 microseconds */
 FCSW[0] = 0x00;
                          /* ENABLE the G364
  for ( n=0; n<25; n++ ); /* wait 25 microseconds */
 G364[0] = 0x69; /* set PLL - 0x 69 = 90 MHz */
  for ( n=0; n<40; n++ ); /* wait 40 microseconds */
 CTLA[0] = 0x000000000;
 for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
 CTLB[0] = 0x000000000;
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
```

```
HALF SYNC[0] =
  for ( n=0; n<10; n++ );
                            /* wait 10 microseconds */
 BACK PRCH[0] =
                50;
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
 DISPLAY [0] = 256;
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
  SHRT DISP[0] = 87;
                          /* wait 10 microseconds */
  for ( n=0; n<10; n++ );
 BROAD PLS[0] = 164; /* GAD 0x025 - SET TO:
                                                164 */
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
  V SYNC [0] = 6; /* GAD 0x026 - SET TO:
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds
                                                   */
 V_{PRE_{EQ}}[0] = 2; /* GAD 0x027 - SET TO:
                                                   2 */
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds
                                                   */
                      /* GAD 0x028 - SET TO:
                                                   2 */
 V POST_EQ[0] = 2;
                          /* wait 10 microseconds */
  for ( n=0; n<10; n++ );
                      /* GAD 0x029 - SET TO:
 V BLANK [0] = 56;
                                              56 */
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
                      /* GAD 0x02A - SET TO:
  V DISPLAY[0] = 2048;
                                              2048 */
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
  LINE TIME[0] = 352;
                      /* GAD 0x02B - SET TO:
                                              352 */
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
                      /* GAD 0x02C - SET TO:
 LINE STRT[0] = 0;
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
                      /* GAD 0x02D - SET TO:
 MEM INIT [0] = 992;
                                              992 */
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
  TRAN DLAY[0] = 32; /* GAD 0x02E - SET TO:
                                                  32 */
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 MASK_REG [0] = 0x00ffffff; /* GAD 0x02E - SET TO: 00ffffff */
  for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
  CTLA[0] = 0x00dc3011;
                          /* bc3011=8bpp - dc3011=16bpp - ec3011=24bpp */
                          /* bit 23=1 to DISABLE the cursor */
  for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
  for ( lut=0; lut<512; lut=lut+2 )</pre>
   {
                              /* inc by 2 since LUT is lower int only */
   val = (lut>>1);
                              /* divide by 2 since lut is double */
    data = ( (val<<16) | (val<<8) | val );</pre>
    CLUT[ lut ] = data;
                            /* load through lut */
    for (k=0; k<5; k++);
   }/* end of for lut */
}/* end of LOAD 16BPP */
/* FUNCTION: LOAD 8BPP - Setup the G364 for 8 bit-per-pixel display. */
void LOAD 8BPP()
int n=0, lut=0, val=0, data=0, k=0;
asm writecsreg(CSR LMSIZE, 0x000001ff);
/* set LM SIZE register to enable image board */
 RESET[0] = 0;
                           /* software reset the IB */
  for ( n=0; n<50; n++ );
                          /* wait 50 microseconds */
                           /* RESET the G364
 FCSW[0] = 0x04;
  for ( n=0; n<25; n++ );
                          /* wait 25 microseconds
 FCSW[0] = 0x00;
                           /* ENABLE the G364
                                                    */
  for ( n=0; n<25; n++ );
                          /* wait 25 microseconds */
                         /* set PLL - 0x 69 = 90 MHz */
  G364[0] = 0x69;
  for ( n=0; n<40; n++ );
                          /* wait 40 microseconds */
  CTLA[0] = 0x000000000;
  for ( n=0; n<10; n++ );
                          /* wait 10 microseconds */
  CTLB[0] = 0x000000000;
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
```

```
HALF SYNC[0] =
 for ( n=0; n<10; n++ );
                            /* wait 10 microseconds */
 BACK PRCH[0] =
                50;
 for ( n=0; n<10; n++ );
                            /* wait 10 microseconds */
 DISPLAY [0] = 256;
 for ( n=0; n<10; n++ );
                           /* wait 10 microseconds */
 SHRT DISP[0] = 87;
 for ( n=0; n<10; n++ );
                            /* wait 10 microseconds */
 BROAD PLS[0] = 164;
                       /* GAD 0x025 - SET TO:
                                                  164 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
                       /* GAD 0x026 - SET TO:
                                                    6 */
 V SYNC [0] =
                   6;
 for ( n=0; n<10; n++ ); /* wait 10 microseconds
                                                   */
 V PRE EQ [0] = 2;
                       /* GAD 0x027 - SET TO:
                                                    2 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds
                                                    */
 V POST EQ[0] = 2;
                       /* GAD 0x028 - SET TO:
                                                    2 */
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x029 - SET TO:
                                                   56 */
 V \, BLANK \, [0] = 56;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
 V DISPLAY[0] = 2048;
                      /* GAD 0x02A - SET TO:
                                                 2048 */
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
                      /* GAD 0x02B - SET TO:
 LINE TIME[0] = 352;
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
                      /* GAD 0x02C - SET TO:
 LINE STRT[0] = 0;
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
                      /* GAD 0x02D - SET TO:
                                                 2000 */
 MEM INIT [0] = 2000;
 for ( n=0; n<10; n++ ); /* wait 10 microseconds */
                      /* GAD 0x02E - SET TO:
                                                   48 */
 TRAN DLAY[0] = 48;
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
 MASK_REG [0] = 0x00fffffff; /* GAD 0x02E - SET TO: 00fffffff */
  for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
                          /* bc3011=8bpp - dc3011=16bpp - ec3011=24bpp */
  CTLA[0] = 0x00bc3011;
                          /* bit 23=1 to DISABLE the cursor */
  for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
  for ( lut=0; lut<512; lut=lut+2 )
                               /* inc by 2 since LUT is lower int only */
                              /* divide by 2 since lut is double */
   val = (lut>>1);
   data = ( (val << 16) | (val << 8) | val );
   CLUT[ lut ] = data;
                            /* load through lut */
    for ( k=0; k<5; k++ );
    }/* end of for lut */
}/* end of LOAD 8BPP */
/* FUNCTION: LOAD 4BPP - Setup the G364 for 8 bit-per-pixel display. */
void LOAD 4BPP()
int n=0, lut=0, val=0, data=0, k=0;
asm writecareg(CSR IMSIZE, 0x000001ff);
/* set LM_SIZE register to enable image board */
                           /* software reset the IB */
 RESET[0] = 0;
                           /* wait 50 microseconds */
  for ( n=0; n<50; n++ );
                            /* RESET the G364
 FCSW[0] = 0x04;
                           /* wait 25 microseconds
  for ( n=0; n<25; n++ );
                            /* ENABLE the G364
                                                     * /
  FCSW[0] = 0x00;
                           /* wait 25 microseconds
  for ( n=0; n<25; n++ );
                         /* set PLL - 0x 69 = 90 MHz */
  G364[0] = 0x69;
  for ( n=0; n<40; n++ ); /* wait 40 microseconds
  CTLA[0] = 0x000000000;
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
  CTLB[0] = 0x000000000;
  for ( n=0; n<10; n++ ); /* wait 10 microseconds */
```

```
HALF SYNC[0] =
                15;
                           /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
 BACK PRCH[0] =
                 50;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
 DISPLAY [0] = 256;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
 SHRT DISP[0] =
                            /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                                                  164 */
                      /* GAD 0x025 - SET TO:
 BROAD PLS[0] = 164;
                          /* wait 10 microseconds
 for ( n=0; n<10; n++ );
 V SYNC [0] =
                 6;
                      /* GAD 0x026 - SET TO:
 for ( n=0; n<10; n++ );
                          /* wait 10 microseconds
                      /* GAD 0x027 - SET TO:
 V PRE_EQ [0] = 2;
 for ( n=0; n<10; n++ );
                           /* wait 10 microseconds */
                      /* GAD 0x028 - SET TO:
                                                    2 */
 V_{POST_{EQ}[0]} = 2;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x029 - SET TO:
                                                   56 */
 V_{BLANK} [0] = 56;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x02A - SET TO:
                                                 2048 */
 V_DISPLAY[0] = 2048;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x02B ~ SET TO:
                                                  352 */
 LINE TIME [0] = 352;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x02C - SET TO:
 LINE STRT[0] = 0;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x02D ~ SET TO:
                                                 2000 */
 MEM INIT [0] = 4048;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                      /* GAD 0x02E ~ SET TO:
                                                   48 */
 TRAN DLAY[0] = 48;
                          /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                             /* GAD 0x02E - SET TO: 00ffffff */
 MASK_REG [0] = 0x00ffffff;
                           /* wait 10 microseconds */
 for ( n=0; n<10; n++ );
                          /* ac=4bpp - bc=8bpp - dc=16bpp - ec=24bpp */
 CTLA[0] = 0x00ac3011;
                          /* bit 23=1 to DISABLE the cursor */
  for ( n=0; n<10; n++ ) ; /* wait 10 microseconds */
  for ( lut=0; lut<512; lut=lut+2 )
                               /* inc by 2 since LUT is lower int only */
                               /* divide by 2 since lut is double */
   val = (lut>>1);
    data = ( (val << 16) | (val << 8) | val );
                               /* load through lut */
    CLUT[ lut ] = data;
    for ( k=0; k<5; k++ );
    }/* end of for lut */
}/* end of LOAD 4BPP */
/* FUNCTION: LOAD_CHECKERS - Write a checker board pattern for 24 BPP mode */
void LOAD_CHECKERS( red, green, blue )
int red, green, blue;
int pixel=0, p=0;
  pixel = ( ( red << 16 ) + ( green<<8) + blue );
                                                     /* build rgb integer */
  for ( p=0; p<1048576; p++ )
                                                     /* 24bpp = 1048576 words */
                    pixel = ( pixel ^ 0x00ffffff ); /* horizontal blocks */
    if (p$32==0)
    if (p%32768==0) pixel = (pixel ^ 0x00ffffff); /* vertical blocks */
                                                  /* enable G364 - clear bit 2 */
    FCSW[0] = 0x00;
    VRAM[ p ] = pixel;
    } /* end of for p */
} /* end of LOAD CHECKERS */
/* FUNCTION: LOAD_CHECKERS8 - Write a checker board pattern for 8 BPP mode */
void LOAD CHECKERS8( pixel )
unsigned int pixel;
```

```
int p=0;
                                /* build integer with four pixels */
 pixel = ( pixel & 0x00ff );
 pixel = ( ( pixel << 8) | pixel ); /* fill lower two bytes - lower half int */</pre>
 pixel = ( ( pixel << 16) | pixel ); /* fill upper two bytes - upper half integer */</pre>
  for ( p=0; p<262144; p++ )
                                    /* 24bpp=1048576 - 16bpp=524288 - 8bpp=262144 */
                                                        /* horizontal blocks */
    if (p$32==0)
                    pixel = ( pixel ^ 0xffffffff );
    if (pt32768==0) pixel = (pixel ^ 0xffffffff); /* vertical blocks */
                                                        /* enable G364 - bit 2 */
    FCSW[0] = 0x00;
    VRAM[p] = pixel;
    } /* end of for p */
} /* end of LOAD CHECKERS8*/
/* FUNCTION: LOAD LUT8 - Load the G364 Color LUT for 8 bit-per-pixel display
  This color look-up table goes from black to red, yellow, orange, green, blue,
  violet to white in seven sections. It is strictly a mathematical generation.
* No physiological basis was used.
* Note that red is in the least significant byte of the 24 bit LUT word.
  Ie., blue-green-red.
*/
void LOAD LUT8()
unsigned int red, grn, blue, lut[256], val=0, data=0, lut_data[512];
int n=0, k=0;
  for ( n=0; n<=31; n++ ) /* black at 0 to pure red at 32 */
    blue = (n * 8); grn = 0; red = 0;
    lut[n] = ( (blue << 16 ) | (grn << 8 ) | ( red ) );
    } /* end of first 32 */
  for ( n=32; n<=63; n++ ) /* red at 32 to pure yellow at 63 */
    blue = 255; grn = ((8 * (n-31)) - 1); red = 0;
    lut[n] = ( (blue << 16 ) | (grn << 8 ) | ( red ) );</pre>
    } /* end of first 64 */
  for ( n=64; n<=95; n++ ) /* pure yellow at 64 to pure green at 95 */
    blue = (255 - (8 * (n-64))); grn = 255; red = 0;
    lut[n] = ( (blue << 16 ) | ( grn << 8 ) | ( red ) );
    } /* end of first 96 */
  for ( n=96; n<=159; n++ ) /* turquoise at 159 */
    blue = 0; grn = (255 - (4 * (n-96)));
    red = ((n-95) * 4) - 1);
    lut[n] = ( (blue << 16 ) | (grn << 8 ) | ( red ) );
    } /* end of first 160 */
  for ( n=160; n<=223; n++ ) /* pure blue at 160 - violet at 223 */
    blue = (((n-159)*4)-1); grn = 0; red = 255;
    lut[n] = ( (blue << 16 ) | (grn << 8 ) | ( red ) );
    } /* end of first 224 */
  for ( n=224; n<=255; n++ ) /* violet at 224 - white at 256 */
    blue = 255; grn = (((n-223) * 8) -1); red = 255;
    lut[n] = ( (blue << 16 ) | (grn << 8 ) | ( red ) );
    } /* end of lut */
  for ( n=0; n<512; n=n+2 ) /* LOAD CLUT */
                             /* inc by 2 since LUT is lower int only */
    {
```

```
/* divide by 2 since lut is double */
    val = (n>>1);
    data = ( (val << 16) | (val << 8) | val );
                                   /* load through lut */
    CLUT[ n ] = lut[(n > 1)];
    for (k=0; k<5; k++);
    }/* end of for lut */
} /* end of LOAD LUT8 */
/* FUNCTION: LOAD LUT24 - Load the G364 Color LUT for 24 bit-per-pixel display
    This function loads the LUT with a ramp going from 0 to 255. Thus the
* three bytes of the 24 bit color integer will be interpreted just as they
  are. This is a one-to-one mapping.
*/
void LOAD_LUT24()
                 lut=0, val=0, data=0;
unsigned int
int n=0, k=0;
  for ( lut=0; lut<512; lut=lut+2 )
                                  /* inc by 2 since LUT is lower int only */
    val = (lut>>1);
                                 /* divide by 2 since lut is double */
    data = ( (val<<16) | (val<<8) | val );
    CLUT[ lut ] = data;
                              /* load through lut */
    for (k=0; k<5; k++);
    }/* end of for lut */
} /* end of LOAD LUT24 */
/* FUNCTION: LOAD LUT4 - Load the G364 Color LUT for 8 bit-per-pixel display */
void LOAD LUT4()
unsigned int red, grn, blue, lut[256], val=0, data=0, lut_data[512];
int n=0, k=0;
  for ( n=0; n<512; n=n+2 ) /* LOAD CLUT */
                               /* inc by 2 since LUT is lower int only */
                               /* divide by 2 since lut is double */
    val = (n>>1);
    data = ( (val << 16) | (val << 8) | val );
                                   /* load through lut */
    CLUT[ n ] = lut[(n > 1)];
    for (k=0; k<5; k++);
    }/* end of for lut */
    CLUT[ 0 ] = 0x00000000; /* load the first 16 locations for 4 bpp */
    CLUT[ 2 ] = 0 \times 008000000;
    CLUT[ 4] = 0 \times 00 \text{ff} 0000;
    CLUT[ 6 ] = 0 \times 00 \text{ fff} 000;
    CLUT[ 8 ] = 0 \times 00 ffff00;
    CLUT[ 10 ] = 0 \times 007 \text{fff00};
    CLUT[ 12 ] = 0 \times 00000 ff 00;
    CLUT[ 14 ] = 0 \times 00007f00;
    CLUT[ 16 ] = 0 \times 00000007f;
    CLUT[ 18 ] = 0 \times 00000000 ff;
    CLUT[ 20 ] = 0 \times 000000080;
    CLUT[ 22 ] = 0 \times 000000040;
    CLUT[ 24 ] = 0 \times 00040040;
    CLUT[ 26 ] = 0 \times 00800080;
    CLUT[ 28 ] = 0 \times 00 ff00ff;
    CLUT[ 30 ] = 0x00ffffff;
} /* end of LOAD LUT4 */
/* FUNCTION: disable_lm_parity - Disable the LM parity reporting */
disable_lm_parity()
asm_writecsreg(CSR EVENTR, asm readcsreg(CSR EVENTR) & 0x7FFFFFFFF);
```

```
/* FUNCTION: enable_lm_parity - Enable the LM parity reporting */
enable_lm_parity()
{
   asm_writecsreg(CSR_EVENTR, asm_readcsreg(CSR_EVENTR) | 0x80000000);
}
/* FUNCTION: INIT_IB - Do ENABLE_IMAGE_BOARD and DISABLE_PARITY */
void INIT_IB()
{
   ENABLE_IMAGE_BOARD();
   DISABLE_PARITY();
   LOAD_BBPP();
   LOAD_CHECKERS8( 0 );
} /* end of INIT_IB */
```

2 - vram.c - TEST VRAM WRITING

```
/* File: ~/symanski/iwarp/documents/report/vram.c
* Test the VRAM of the image display board.
* Author:
            Jerry Symanski with added XXX code by Harish Nag of Intel
* History: 8 September 1993
#include "ib.h"
#define LOOPS 100000
#define LMOD 100
main()
int vdata=0, wdata=0, loops=0;
int 1=0, i=0, k=0, n=0, errn=0, adr=0;
int loc[256], err[256];
register int eventr;
                                                  /* XXX */
struct iwcfg cfg;
getcfg (&cfg);
                "vram: Starting in cell $2d - $4d loops:\n", cfg.cellid, LOOPS );
fprintf(stderr.
fflush(stderr);
 ENABLE IMAGE BOARD();
 DISABLE PARITY();
 LOAD 24BPP();
 LOAD CHECKERS ( 128, 32, 64 );
  for ( 1=0; 1<256; 1++ ) { loc[1]=0; err[1]=0; } /* clear arrays */
  for ( loops=0; loops<LOOPS; loops++ )</pre>
    for ( adr=0; adr<1048576; adr++ )
      wdata = ( rand() << ( loops & 0xf ) );</pre>
      VRAM(adr) = wdata; /* WRITE = 450 nanosec */
      FCSW[0] = 0x08;
                              /* WRITE to CS to setup addresses */
      vdata = VRAM[adr];
      FCSW[0] = 0x00;
                              /* WRITE to CS to setup addresses */
      if ( ( vdata != wdata ) && ( errn <=255 ) )</pre>
        err[errn] = ( wdata);
        loc[errn] = adr;
        erm++;
      } /* end of for all adr */
    if ( loops*LMOD == 0 )
      {
      fprintf(stderr, "vram: Did %4d loops. Errors: %d\n", loops, errn ); fflush(stderr);
    } /* end of for loops */
  fprintf(stderr, "vram is done. Errors: %8d\n", errn ); fflush(stderr);
  if (errn>0)
    for ( n=0; n<10; n++ )
      printf("Error Number: %8d X: %8x Loc: %8d\n", n, err[n], loc[n]);
  exit (0);
} /* end of vram */
```

3 - testg3.c - TEST G364 VIDEO CONTROLLER

```
/* File: ~symanski/iwarp/report/testg3.c
                                                              September 1993
* Test program to read the G364 control registers. Note that the G364 must be
* disabled to read the registers.
* Author:
              Jerry Symanski with Disable of Parity by Bill Shubert of intel
* History: 25 Feb 1993
**********************
#include "ib.h"
main()
struct iwcfg cfg;
int gdata=0, n=0;
getcfg (&cfg);
printf ("testg3: Cell #%d: \n", cfg.cellid );
ENABLE IMAGE BOARD();
DISABLE PARITY();
LOAD SEPP(); LOAD LUTS();
LOAD CHECKERS8 ( 64 );
gdata = CTLA[0];
printf("CONTROL BEFORE:
                                     %6x\n", (qdata & 0x00ffffff) ); /* OK */
CTLA[0] = 0x00bc3010;
for ( n=0; n<10; n++ ); /* MUST wait 10 microseconds after messing with VTG */
gdata = CTLA[0];
for ( n=0; n<10; n++ ) ; /* MUST wait 10 microseconds after messing with VTG */
printf("CONTROL AFTER:
                                      %6x\n", (gdata & 0x00ffffff) );
gdata = HALF_SYNC[0]; printf("HALF_SYNC: [ 15] %6d\n", (gdata & 0x0000ffff) );
gdata = BACK_PRCH[0]; printf("BACK_PORCH: [ 50] %6d\n", (gdata & 0x0000ffff) );
gdata = DISPLAY[0]; printf("DISPLAY: [ 256] %6d\n", (gdata & 0x0000ffff) );
gdata = SHRT_DISP[0]; printf("BROAD_PULSE: [ 164] %6d\n", (gdata & 0x0000ffff) );
gdata = BROAD_PLS[0]; printf("BROAD_PULSE: [ 164] %6d\n", (gdata & 0x0000ffff) );
gdata = V_SYNC[0]; printf("V_SYNC: [ 6] %6d\n", (gdata & 0x0000ffff) );
                                                        [ 2] %6d\n", (gdata & 0x0000ffff) );
gdata = V PRE EQ[0];    printf("V PRE EQ: [
gdata = V POST EQ[0];    printf("V POST EQ: [
gdata = V BLANK[0]:    printf("V BLANK")
                                                               2] %6d\n", (gdata & 0x0000ffff) );
                              gdata = MEM INIT[0];
                              printf("MEM INIT:
                                                        [ 2000] %6d\n",
                                                                              (gdata & 0x0000ffff) );
gdata = TRAN DLAY[0];
                              printf("TRANSFER DELAY: [
                                                              48] %6d\n",
                                                                              (gdata & 0x0000ffff) );
MASK REG[0] = 0x0000fffff;
gdata = MASK REG[0];
                              printf("MASK REG:
                                                          [ffffff] %06Xh\n", (gdata & 0x00ffffff) );
                              printf("CONTROL A:
                                                          [BC3011] %06Xh\n", (gdata & 0x00ffffff) );
gdata = CTLA[0];
for ( n=0; n<10; n++ ); /* MUST wait 10 microseconds after messing with VTG */
CTLB[0] = 0x000000000;
for ( n=0; n<10; n++ ); /* MUST wait 10 microseconds after messing with VTG */
gdata = CTLB[0];
                               printf("CONTROL B: [000000] %06Xh\n", (gdata & 0x00ffffff) );
CURSOR POSITION[0] = 0 \times 0000000;
gdata = CURSOR POSITION[0];
printf("CURSOR_POSITION:[000000] %06Xh\n", (gdata & 0x00ffffff) );
LOAD CHECKERS8 ( 100 );
CTLA[0] = 0x00bc3011;
for ( n=0; n<10; n++ ) ; /* MUST wait 10 microseconds after messint with VTG */
gdata = CTLA[0];
printf("CONTROL NOW:
                                     %6Xh\n", (gdata & 0x00ffffff) );
```

```
printf ("testg3 is done. \n");
exit (0);
} /* end of testg3
For the 8 BPP display:
do testg3
Loading iwarp with testg3
SIB 0 on teal has been locked.
testg3 has finished....
SIB 0 on teal has been unlocked.
testg3: Cell #21:
                          bc3011
CONTROL BEFORE:
                          bc3010
CONTROL AFTER:
                              15
HALF_SYNC:
                [
                     15]
                              50
                     50]
BACK PORCH:
                [
                             256
                    256]
DISPLAY:
                [
                              87
                     87]
SHORT DISPLAY: [
                    164]
                             164
BROAD PULSE:
                               6
                     6]
V SYNC:
                      2]
                               2
V PRE EQ:
                     2]
                               2
V POST EQ:
                              56
                     56]
V BLANK:
                  2048]
                             2048
V DISPLAY:
                             352
                    352]
LINE TIME:
                     0]
                               0
LINE START:
                 [ 2000]
                             2000
MEM INIT:
                               48
                     48]
TRANSFER DELAY: [
                          OFFFFFh
                 [ffffff]
MASK REG:
CONTROL A:
                 [BC3011]
                          BC3010h
                [000000]
CONTROL B:
                           000000h
CURSOR POSITION: [000000]
                           000000h
CONTROL NOW:
                           BC3011h
testg3 is done.
  */
```

4 - maxf512.c - TEST EVENT AND PAGE MODE OPERATION

```
File: ~symanski/iwarp/documents/report/maxf512.c
      Test writing a buffer into the center 512x512 window of
   the 1024x1024 8 BPP display. This code uses the Serial Access Memory
   Transfer(SAMT) event with John Webb's asm copy 64 routine.
   This program wirtes double words into VRAM at 250 nanoseconds per write.
   The efficiency is about 62%. The viewed frames per second is about 60 fps.
 * Peak data rate is 32 MBytes per second or 128 512x512 frames/sec.
   Efficiency could be improved with a more clever event handler.
 * Note that care must be taken to catch every event request. Too long a
   write period, will cause some requests to be missed, lowering efficiency.
 * Note: Can not do I/O from event handler. 26244
  **********************
#include "ib.h"
#include "asm copy 64.h"
              400000
#define LOOPS
#define FRAMES
                 8192
void vram write();
struct iwcfg cfg;
unsigned int PAGE=32, LINE=0, FRAME=0, vram page, now=0, old=0;
double *DPMWR = (double *)0x2000000; /* Page mode VRAM base address */
double dbuf[1024];
static union { double dwd; int wd[2]; } img;
main()
unsigned int n=0, j=0, pixel=0, dummy=0, loop=0, mult=0, pix adr=0;
ENABLE IMAGE BOARD();
DISABLE PARITY();
               LOAD_LUT8(); /* initialize the gard to verify operation */
LOAD 8BPP();
                                            /* initialize the graphics chip */
LOAD_CHECKERS8( 20 );
LOAD DISPLAY( 100 );
img.wd[0]=0xc0c0c0c0; img.wd[1]=0xc0c0c0c0; /* load a double word with color */
for ( n=0; n<1024; n++ ) dbuf[n] = ( img.dwd ); /* load dbuf with the color */
fprintf(stderr, "Starting maxf512: *9d frames.\n", (LOOPS*FRAMES) ); fflush(stderr);
/* Install the handler, then enable the event */
install handler (EVENT EXTERNAL, vram write, 0, EVH LOCALE C);
for ( loop=1; loop<LOOPS; loop++)
mask_event(CSR_EVENTR, 1<<EVENT_EXTERNAL, 1<<EVENT_EXTERNAL); /* enable the event */
                  /* enable event signal */
CSRG[0] = 0x02;
while ( FRAME<FRAMES )</pre>
  now = FRAME;
  if ( now != old )
   {
    pixel = (FRAME & 0x00ff);
   pixel = ( ( pixel<<24 ) | ( pixel<<16 ) | ( pixel<<8 ) | pixel );</pre>
    img.wd[0]=pixel; img.wd[1]=pixel;
    for (j=0; j<128; j++) dbuf[j] = img.dwd;
    old = now;
  pix adr = ((FRAME+((loop-1)*FRAMES)) & 0x003ffff);
```

```
VRAM[pix adr] = 0xfffffffff;/* draw comet */
CSRG[0] = 0; /* disable the event signal */
/* Disable the event before terminating the program or printing out. */
mask event (CSR EVENTR, 1<<EVENT_EXTERNAL, 0); /* disable the event process. */
fprintf(stderr, "maxf512: %6d frames: loop=%6d \n", (loop*FRAME), loop);
fflush(stderr);
FRAME = 0;
if ( loop$32==0 ) LOAD DISPLAY( loop&0x00ff );
} /* end of loop */
                           Did %6d frames.\n", (loop*FRAME) );
printf("maxf512 is done.
exit(0);
} /* end of main of maxf512 */
/* EVENT HANDLER: vram write - Respond to Graphics controller signal
      This event handler will write pixels to the Image board VRAM as fast as
    possible. The event will be activated with a period depending on the
   pixel depth. When using 8 bits-per-pixel (bpp), the event will be triggered
    every 128 microseconds by the rise of a 2 microsecond wide signal. When
   the 2 microseconds is finished, the graphics controller will be done
   with the VRAM address bus and the iWarp can take control of the VRAM
   for the next 125 microseconds, writing at the maximum 100 nanosecond
 * per 64 bit word rate if possible. For 16 bits-per-pixel, signal
    occurs every 64 microseconds.
      This routine will use the page-mode of writing into the VRAM. Ie.,
   the VRAM RAS signal will go high only once, at which time it latches
   the row address into the VRAM. Then, writes can be performed for
   approximately the next 120 microseconds, in the 8 bpp mode. If the 100
   nanosecond period cannot be achieved, this routine will have to stop
   writing after 120 microseconds and relinquish control to the graphics
   controller so that new image data can be loaded into the VRAM serial
   register. Unless the graphics controller can get control every 128
   microseconds, the display will be noisy and corrupted.
      The pixels can be transfered from an input buffer dbuf, to the VRAM.
   The maximum number of writes is 1024 64 bit words. The Image board
   has two banks of VRAM, each having 512 locations per row. Fewer writes
   are acceptable if the number of writes is saved to that the location
    for the next data to be written is available.
 * /
void vram_write(ev_num, pct_num, dummy, eventr)
int ev num, pct num, dummy, *eventr;
unsigned int col=0, start=0, blk=0;
vram_page = ( ( PAGE << 11 ) ); /* generate page address ie., VRAM row */</pre>
CSRG[vram_page] = 0x01; /* load page into VRAM with RAS - clear the event bit */
start = ( LINE * 128 );
                                         /* compute current raster line to load */
 Because of the write cycle length and the available time between G364 SAMT requests,
when doing 1Kx1K screens, 128 words = 1024 bytes is written in each LINE.
A PAGE in the VRAM contains 2x512=1024 double integers = 8096 bytes.
So to write a total of 8096 bytes, there were 8 block writes of 128*8=1024 bytes. But
these block writes could only be done three at a time to fit inside the 120 microseconds
between SAMT requests. The code for a 1024x1024 display does a 3 x 128 double word write,
another 3 x 128 double word write and then a 2 x 128 double word write. This results in
```

```
about 20 frames per second for the 1024x1024 8-bit per pixel display.
For the 512x512 display, we can fit four 64 double word writes during each page mode write.
This results in writing for approximately 78 microseconds out of the 125 microseconds
available for a 62% efficiency. This is about 60 512x512 frames per second.
With more assembly code, efficiency could probably be brought up to 90%, or over 100
512x512 frames per second.
for ( blk=0; blk<4; blk++ )
  copy words(64, &dbuf[0], &DPMWR[(blk*128) + start + 32], sizeof(double), sizeof(double));
  LINE = LINE + 1;
  if ( LINE == 8 ) { LINE = 0; PAGE = PAGE + 1; goto DONE; } /* no 9th LINE */
DONE:
                                                /* clr PM bit - enable event */
FCSW[0] = 0x02;
                                                     /* check for frame done */
if ( PAGE>96 ) { PAGE=32; FRAME++; }
                                                       /* Disable the event */
asm_writecsreg(CSR_EVENTC, 1<<EVENT_EXTERNAL);</pre>
} /* end of vram_write */
```

5 - master.c, frame.c, frame.ad, fastio.h - TEST ADAPT USE OF THE DISPLAY MODULE

```
/* FILE: ~symanski/iwarp/documents/report/master.c.add one bw
     Uses stdin0064 for 512x512 image.
     master.c from Jon Webb with additions by Symanski to drive the Sony monitor.
     This program writes frames at about 18 FPS to a 512x512 window centered
     in the the lkxlk screen. It uses the ib receive words which does a single
     word write to FCSW to guarantee an addressing transition. Writes take
     about 650 nanoseconds each.
*/
#include <stdio.h>
#include <netcode.h>
#define HEIGHT 512
#define WIDTH 512
#define MAXSIZE 4096
#define IMG SIZE 262144
#define FRAMES 1000000
#define PCS ERROR { fprintf(stderr, "PCS Error in file %s line %d\n", __FILE__,_LINE__);\
                        pcs_fatal(NULL); }
main()
int img id, res id, frame;
char img bufr[IMG SIZE];
FILE *input image;
  fprintf(stderr, "master.c.add one bw: \nStarting initialization\n"); fflush(stderr);
  Initialize Adapt();
  fprintf(stderr, "Finished initialization\n"); fflush(stderr);
  read_input(0, img_bufr, IMG_SIZE );
  fprintf(stderr, "Read image\n");
  img id = ad allocate image(HEIGHT, WIDTH, sizeof(unsigned char));
  res id = ad allocate image(HEIGHT, WIDTH, sizeof(unsigned char));
  fprintf(stderr, "Allocated image\n");
  ad distribute image( img bufr, HEIGHT, WIDTH, sizeof(char), res id );
  for (frame = 0; frame<FRAMES; ++frame)</pre>
    addclb( res id, 1, res id, HEIGHT, WIDTH );
    ad_collect_image_port(out0, res_id);
fprintf(stderr, "master.c.add one bw is done...%3d\n", frame); fflush(stderr);
Terminate Adapt();
exit(0);
/* FUNCTION: read input -- Read from stdin to the SIB = cell 64 */
read input (fd, buffer, nbytes)
  int fd;
  char *buffer;
  int nbytes;
int nread;
 while((nread = read(fd, buffer, nbytes)) < nbytes) {</pre>
 if (nread == 0) {
   fprintf(stderr, "Premature EOF on read!!\n");
   return(-1);
   }
```

```
buffer += nread;
nbytes -= nread;
return(0);
/* FUNCTION: write_output -- Write to stdout to the SIB = cell 64 */
write_output(fd, buffer, nbytes)
  int fd;
  char *buffer;
  int nbytes;
while (nbytes>MAXSIZE)
  if (write(fd, buffer, MAXSIZE) != MAXSIZE)
    fprintf(stderr, "Couldn't complete write!\n");
    return(-1);
  nbytes -= MAXSIZE;
  buffer += MAXSIZE;
if (write(fd, buffer, nbytes) != nbytes)
  fprintf(stderr, "Couldn't complete write!\n");
  return(-1);
return(0);
}
```

```
/* FILE: ~symanski/iwarp/documents/report/frame.c.add one bw
     Uses stdin0064 for 512x512 image.
     frame.c from Jon Webb with additions by Symanski to drive the Sony monitor.
     This program writes frames at about 18 FPS to a 512x512 window centered
     in the the 1kx1k screen. It uses the ib receive words which does a single
     word write to FCSW to guarantee an addressing transition. Writes take
     about 650 nanoseconds each.
*/
#include <stdio.h>
#include <asm/gen asm.h>
#include <asm/pw asm.h>
#include <pcs/pcs_def.h>
#include <iwsys/getcfg.h>
#include <netcode.h>
#include <espl.h>
#include <malloc.h>
#include <fastio.h>
#include <pcs/pcs time.h>
#include "ib.h"
                            /* symanski's image board library file */
#define HEIGHT 512
#define WIDTH 512
#define FRAMES 1000000
#define PCS ERROR { fprintf(stderr, "PCS Error in file %s line %d\n", \
 _FILE__,_LINE__);
                    pcs_fatal(NULL); }
main() {
  int check, line, offset;
  char *image = (char *) malloc(HEIGHT * WIDTH * sizeof(unsigned char));
  int in port, frame=0, adr=0;
ENABLE_IMAGE_BOARD(); /* initialize image board */
                      /* load null parity handler */
DISABLE PARITY();
                        /* setup graphics chip - grey LUT */
LOAD 8BPP();
COLOR DISPLAY8 (200);
/*RAMP();
                            display a ramp pattern */
/*LOAD LUT8();
                           load spectrum LUT */
/*LOAD CHECKERS8( 255 );
                           display a checker pattern */
offset = (256 * 256) + 63;
  pcs_init(ports, NUM_PORTS(ports), NULL, 0);
  bind systolic gate(in0, GATE0);
  in_port = esplc_bind_receive_port(in0);
  fprintf(stderr, "frame.c.add_one_bw: \nStarting frames\n"); fflush(stderr);
  for (frame=0; frame<FRAMES; frame++)</pre>
    if (!receive_open_msg(in0, GATE0)) PCS_ERROR;
    for ( line=0; line<512; line++ )</pre>
      adr = (line * 256);
      ib_receive words( 128, &VRAM[adr + offset ], FCSW ); /* single write only */
    FCSW[0] = 0x08; /* Turn LED on - Used to check hang point */
    if (!receive_close_msg(in0, GATE0)) PCS_ERROR;
    if ( frame%1000 == 0) fprintf(stderr, "Frame: %6d\n", frame); fflush(stderr);
  fprintf(stderr, "frame.c.add one bw is done... %d\n", frame ); fflush(stderr);
  exit(0);
}
```

```
-- FILE: ~symanski/iwarp/documents/report/frame.ad.add_one_bw
-- This file must contain ALL adapt functions used in master.c
procedure addclb(imagel : in image byte,
                    constant : in integer,
                     image2 : out image byte)
is
next begin
   image2 := image1 + constant;
end next;
end addclb;
procedure setvalues ( im : out image byte,
                    val : in integer
next begin
   im := val;
end next;
end setvalues;
-- add this to test for no frame call
-- add one.ad -- do simple operation on a byte
       image (put this in the add one.ad file)
procedure add one (img in : in image byte,
                    img out : out image byte )
TS
FIRST BEGIN
                   -- no initialization
END FIRST;
NEXT BEGIN
                   -- add one to each pixel
         img_out := img_in + 64; -- add 1 to pixel
END NEXT;
COMBINE BEGIN
                   -- combine image
 img out := img out + img out;
END COMBINE;
END add one;
-- scroll function from Jon Webb - 12 Aug 1993
procedure scroll left(inimg : in image array(-1..1,-4..4) of byte border 128,
                      outimg : out image byte)
next begin
 outimg := inimg(0, 4); -- outimg has the pixel from one column to the RIGHT
                        -- so the image moves LEFT
end next;
end scroll_left;
-- scroll_up function from Jon Webb - 12 Aug 1993
-- Modified to scroll down by symanski
procedure scroll_down(inimg : in image array(-1..1,-1..1) of byte border 128,
                 outimg: out image byte)
is
next begin
 outimg := inimg(-1,0); -- outimg has the pixel from one row BELOW the input
end next;
                         -- so the image moves down
end scroll_down;
-- load image from one buffer to another
procedure load_img(imag : in image byte,
```

constant : in integer,
image2 : out image byte)

is

next begin

image2 := image1 + constant;

end next;
end load_img;

```
/* FILE: ~symanski/iwarp/documents/report/fastio.h.add one bw
   Various assembly code functions for adapt.
#define BEGINCA {
#define ENDCA }
/* This works but is a single word write
    Note st.f cnt,(b) line to write to CS reg */
asm void ib_receive_words(n,a,b) {
tmpreg n,a,b,cnt; use ga0; lab less4,again,finish;
 clr cnt
  cmp cnt,n
  brif ilu.zero, finish
  .beginloop .LOOP
  .c005 12
 loop n
  .c186 loop okay
  st.f cnt, (b)
el st.f ga0, (a, 4) +=
  .endloop .LOOP
finish:
 nop
asm void copy words(n,r,w) {
% tmpreg n,r,w,cnt; use ga0,lm0,lm1,lm2,lm3,lm4; lab extra,finish;
  clr cnt
  cmp cnt,n
  brif ilu.zero, finish
  sub 1,n
  1d(r,4) += ,1mw
  ld(r,4)+=,lmrl
  .beginloop .LOOP
  .c005 16
  loop n
  .c186_loop_okay
el BEGINCA fmova lmr1, lmw; ld (r,4)+=, lmr1; st lmw, (w,4)+= ENDCA
  .endloop .LOOP1
  st lmw, (w, 4) +=
  st lmr1, (w, 4) +=
finish:
 nop
asm void copy_for_transpose(m,n,r,incr1,incr2,w,incw1,incw2) {
  * tmpreg m,r,w,d; register n,incr1,incr2,incw1,incw2; use lm0,lm1,lm2,lm3,lm4; lab loop1,
finish;
loop1:
  .beginloop .LOOP
  loop n
    1d.b (r,incr2)+=,d
el st.b d, (w, incw2) +=
  .endloop .LOOP
  add incr1, r
  add incw1, w
flags sub 1,m
  brifn ilu.zero, loop1
asm void copy_words_for_transpose(m,n,r,incr1,incr2,w,incw1,incw2) {
  * tmpreg m,r,w,d; register n,incr1,incr2,incw1,incw2; use lm0,lm1,lm2,lm3,lm4; lab loop1,
```

```
finish;
loop1:
  .beginloop .LOOP
  loop n
    ld(r,incr2)+=,d
el st d, (w, incw2) +=
  .endloop .LOOP
  add incrl, r
  add incw1, w
flags sub 1,m
  brifn ilu.zero, loop1
asm void pass words(n) {
tmpreg n,cnt; use ga0; lab less4,again,finish;
  clr cnt
  cmp cnt,n
  brif ilu.zero, finish
  .beginloop .LOOP
  .c005 8
  loop n
  .c186_loop_okay
el movereg ga0, ga0
  .endloop .LOOP
finish:
   nop
asm void receive_words(n,a) {
tmpreg n,a,cnt; use ga0; lab less4,again,finish;
  clr cnt
  cmp cnt,n
  brif ilu.zero, finish
  .beginloop .LOOP
  .c005 8
  loop n
  .c186_loop_okay
el st.\bar{f} ga0, (a, 4)+=
  .endloop .LOOP
finish:
 nop
asm void send_words(n,a) {
tmpreg n,a,cnt; use ga0; lab less4,again,finish;
  clr cnt
  cmp cnt,n
  brif ilu.zero, finish
  .beginloop .LOOP
  .c005 8
  loop n
  .c186_loop_okay
el 1d.f(a,4) +=, ga0
  .endloop .LOOP
finish:
 nop
}
asm void receive_pass_words(n,a) {
tmpreg n,a,cnt; use ga0; lab finish;
  clr cnt
  cmp cnt,n
  brif ilu.zero, finish
```

```
.beginloop .LOOP
  .c005 16
  loop n
  .c186_loop_okay
el BEGINCA fmovm ga0, ga0; st.f ga0, (a, 4)+= ENDCA
  .endloop .LOOP
finish:
 nop
asm void receive_pass2_words(n,a) {
tmpreg n,a,cnt; use ga0,ga2; lab less4,again,finish;
  clr cnt
  cmp cnt,n
  brif ilu.zero, finish
  .beginloop .LOOP
  .c005 16
  loop n
  .c186_loop_okay
el BEGINCA fmovm ga0, ga0; fmova ga0, ga2; st.f ga0, (a, 4) += ENDCA
  .endloop .LOOP
finish:
 nop
```

REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DATES COVERED	
	December 1993	Final: March 1991-September 1993	
. TITLE AND SUBTITLE		5. FUNDING NUMBERS	
iWARP DISPLAY MODULE		602234N CS2D	
B. AUTHOR(S)		RS34J77	
J. J. Symanski			
PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION REPORT NUMBER	
Naval Command, Control and Ocean Surve RDT&E Division	eillance Center (NCCOSC)	TD 2610	
San Diego, CA 92152-5000		15 2010	
B. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS	(E8)	10. SPONSORING/MONITORING AGENCY REPORT NUMBER	
Office of Naval Research 800 North Quincy St. Arlington, VA 22217-5000		Passion naroni nomban	
11. SUPPLEMENTARY NOTES			
Approved for public release; distribution	is unlimited.	126. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words)			
circuit board designed specifically for the board to generate video signals to drive a array. The module contains 4 megabytes of	Intel iWarp processor. Software high-resolution color display, w VRAM which will hold images of the Inmos G364 color video cont	RP display module. The display module is a custom e written during this development enables the with images processed within the iWarp processor f user-determined pixel depth and size. Image data troller chip. Image sizes can range from 1024 by mages.	
	Warp programs have been deve	sloped to aid in the use of the display. To the image	
provincing apparentials developed, until cal	. Do empleyed what a maple one	- And Bull outline Call.	

14. SUBJECT TERMS high-resolution displays			15. NUMBER OF PAGES 7 9
iWARP			18. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT
UNCLASSIFIED	UNCLASSIFIED	UNCLASSIFIED	SAME AS REPORT

UNCLASSIFIED

21a. NAME OF RESPONSIBLE INDIVIDUAL	21b. TELEPHONE (Brolude Area Code)	21c. OFFICE SYMBOL
J. J. Symanski	(619) 553-2530	Code 761
		•
		-
		:
		•
		į
		Í

4

INITIAL DISTRIBUTION

Code 0012	Patent Counsel	(1)
Code 0274B	Library	(2)
Code 0275	Archive/Stock	(6)
Code 402	R. A. Wasilausky	(1)
Code 70	T. F. Ball	(1)
Code 76	J. R. Wangler	(1)
Code 7601	K. N. Bromley	(1)
Code 761	G. W. Byram	(1)
Code 761	J. J. Symanski	(10)

Defense Technical Information Center Alexandria, VA 22304-6145 (4)

NCCOSC Washington Liaison Office Washington, DC 20363-5100

Center for Naval Analyses Alexandria, VA 22302-0268

Navy Acquisition, Research and Development Information Center (NARDIC)

Arlington, VA 22244-5114

GIDEP Operations Center Corona, CA 91718-8000

NCCOSC Division Detachment Warminster, PA 18974–5000

Office of Naval Research Arlington, VA 22217-5660

Carnegie Mellon University Pittsburgh, PA 15213

